



UNITED STATES PATENT AND TRADEMARK OFFICE

A

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/065,524	10/25/2002	Chau-Chad Tsai	JCLA8269	2141

23900 7590 12/23/2005

J C PATENTS, INC.
4 VENTURE, SUITE 250
IRVINE, CA 92618

EXAMINER

CLEARY, THOMAS J

ART UNIT	PAPER NUMBER
----------	--------------

2111

DATE MAILED: 12/23/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/065,524

Applicant(s)

TSAI ET AL.

Examiner

Thomas J. Cleary

Art Unit

2111

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 07 October 2005.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-11 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 1-4 and 9-11 is/are allowed.
- 6) ☒ Claim(s) 5-8 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input checked="" type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. <u>20051214</u> . |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____. | 6) <input type="checkbox"/> Other: _____. |

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claim 5 is rejected under 35 U.S.C. 102(b) as being anticipated by US Patent Number 5,628,001 to Cepuran ("Cepuran").

3. In reference to Claim 5, Cepuran discloses a method of hot switching a data transfer rate on a bus, comprising the steps of: receiving a transfer rate switching signal (See Figure 2 Numbers 154 and 160) before data transfer on the bus between a first control chip (See Figure 2 Number 106) and a second control chip (See Figure 2 Number 112) is interrupted; and after states of the first control chip and the second control chip are changed from a bus release state (See Column 6 Lines 7-13) into a re-connecting state (See Figure 7 Number 712 and Column 5 Line 63 – Column 6 Line 6), providing another data transfer rate to the bus according to the transfer rate switching signal (See Figure 7 Number 712 and Column 5 Line 63 – Column 6 Line 6).

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 6 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cepuran as applied to Claim 5 above, and further in view of US Patent Number 6,148,357 to Gulick et al. ("Gulick").

6. In reference to Claim 6, Cepuran teaches the limitations as applied to Claim 5 above. Cepuran does not teach that the first control chip is a north-bridge chip and the second control chip is a south-bridge chip. Gulick teaches a system having a north-bridge chip (See Figure 2 Number 201) and a south-bridge chip (See Figure 2 Number 211) connected by an interconnect (See Figure 2 Number 209).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Gulick with the interconnect between circuit elements having an adjustable clock frequency of Cepuran, resulting in the invention of Claim 6, in order to reduce the power consumed by the interconnect (See Column 5 Lines 17-27 of Cepuran).

Art Unit: 2111

7. In reference to Claim 7, Cepuran and Gulick teach the limitations as applied to Claim 6 above. Cepuran further discloses that the high-frequency clock signal is sixteen times that of the low-frequency clock signal (See Column 5 Lines 46-56). Cepuran and Gulick do not expressly teach that the data transfer rate is switched between four times the north-bridge chip frequency and eight times the north-bridge chip frequency. The portion of the specification describing the switching as being between four times the north-bridge chip frequency and eight times the north-bridge chip frequency presents it as an exemplary embodiment with no further details.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to switch the data transfer rate between four times the north-bridge chip frequency and eight times the north-bridge chip frequency, resulting in the invention of Claim 7, because Applicant has not disclosed that switching the data transfer rate between four times the north-bridge chip frequency and eight times the north-bridge chip frequency provides an advantage, is used for a particular purpose, or solves a stated problem. One of ordinary skill in the art; furthermore, would have expected Applicant's invention to perform equally well with either the switching ratio taught by Cepuran or the switching ratio taught by Applicant because both perform the same function of reducing power consumption. Therefore, it would have been obvious to one of ordinary skill in the art to modify Cepuran and Gulick to obtain the invention as specified in Claim 3.

Art Unit: 2111

8. Claims 6 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cepuran as applied to Claims 1 and 5 above, and further in view of US Patent Application Publication Number 2002/0023190 to Peng ("Peng").

9. In reference to Claim 6, Cepuran teaches the limitations as applied to Claim 5 above. Cepuran does not teach that the first control chip is a north-bridge chip and the second control chip is a south-bridge chip. Peng teaches a system having a north-bridge chip (See Figure 1B Number 10') and a south-bridge chip (See Figure 1B Number 20') connected by an interconnect (See Figure 1B Number 20V).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Peng with the interconnect between circuit elements having an adjustable clock frequency of Cepuran, resulting in the invention of Claim 6, in order to reduce the power consumed by the interconnect (See Column 5 Lines 17-27 of Cepuran).

10. In reference to Claim 7, Cepuran and Peng teach the limitations as applied to Claim 6 above. Cepuran further discloses that the high-frequency clock signal is sixteen times that of the low-frequency clock signal (See Column 5 Lines 46-56). Cepuran and Peng do not expressly teach that the data transfer rate is switched between four times the north-bridge chip frequency and eight times the north-bridge chip frequency. The portion of the specification describing the switching as being

Art Unit: 2111

between four times the north-bridge chip frequency and eight times the north-bridge chip frequency presents it as an exemplary embodiment with no further details.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to switch the data transfer rate between four times the north-bridge chip frequency and eight times the north-bridge chip frequency, resulting in the invention of Claim 7, because Applicant has not disclosed that switching the data transfer rate between four times the north-bridge chip frequency and eight times the north-bridge chip frequency provides an advantage, is used for a particular purpose, or solves a stated problem. One of ordinary skill in the art, furthermore, would have expected Applicant's invention to perform equally well with either the switching ratio taught by Cepuran or the switching ratio taught by Applicant because both perform the same function of reducing power consumption. Therefore, it would have been obvious to one of ordinary skill in the art to modify Cepuran and Peng to obtain the invention as specified in Claim 3.

11. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Cepuran as applied to Claim 1 above, and further in view of US Patent Number 6,057,729 to Nomura ("Nomura").

12. In reference to Claim 8, Cepuran teaches the limitations as applied to Claim 5 above. Cepuran does not teach that the first control chip and the second control chip both have a transfer rate register for temporarily storing the transfer rate switching

Art Unit: 2111

signal. Cepuran teaches that the transfer rate switching command is a clock signal (See Figure 2 Numbers 154 and 160). Nomura teaches temporarily storing a received clock signal in a register (See Figure 6 and Column 6 Line 65 – Column 7 Line 19).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Cepuran with the clock registers of Nomura, resulting in the invention of Claim 8, in order to control the parasitic elements in accordance with the clock signal (See Column 3 Lines 5-46 and Column 7 Lines 13-16 of Nomura).

Claim Objections

13. Claims 1 and 8 are objected to because of the following informalities: Claim 1 appears to use the phrase “rated-changed bus” in place of the phrase “rate-changed bus”; Claim 8 recites the limitation “transfer rate switching command” while claim 5, from which Claim 8 depends, recites the limitation “transfer rate switching signal”.

Appropriate correction is required.

Allowable Subject Matter

14. Claims 1-4 and 9-11 are allowed.

Art Unit: 2111

15. The following is a statement of reasons for the indication of allowable subject matter: Applicants arguments regarding Claims 1-4 and 9-11 are persuasive. The prior art does not disclose, teach, or suggest, either alone or in combination, a transfer rate switching command, a bus release connect command, and a bus re-connect command as claimed in Claims 1 and 9. Cepuran, which is the closest prior art, discloses a clock signal which is sent to a first and second control chip to change the rate of transfer on a bus between said control chips. However, the clock signal of Cepuran is not a command. Cepuran further does not disclose a bus release connect state in which the first and second control chips are temporarily "logically" disconnected from the bus, as defined by Applicant (See Paragraph 2 Page 5 of Response filed 7 October 2005).

Response to Arguments

16. Applicant's arguments, see Pages 3-7, filed 7 October 2005, with respect to Claims 1-4 and 9-11 have been fully considered and are persuasive. The rejection of Claims 1-4 and 9-11 has been withdrawn.

17. Applicant's arguments filed 7 October 2005, with respect to Claims 5-8, have been fully considered but they are not persuasive. Applicant has argued that the first and second circuit elements of Cepuran always receive the clock signal, and thus is not received before data transfer on the bus is interrupted. In response, the Examiner notes that if the signal is always present, it will be there before any other event, such as

the interruption of data transfer on the bus, occurs. Further, it is the change in the value of the clock signal of Cepuran which functions as a transfer rate switching signal. Since the value of the clock signal changes before data transfer on the bus is interrupted, as shown in the above rejections, Cepuran discloses all of the limitations of Claim 5 above.

Conclusion

18. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thomas J. Cleary whose telephone number is 571-272-3624. The examiner can normally be reached on Monday-Thursday (7-3), Alt. Fridays (7-2).

Art Unit: 2111


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rehana Perveen can be reached on 571-272-3676. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

TJC



Thomas J. Cleary
Patent Examiner
Art Unit 2111



REHANA PERVEEN
SUPERVISORY PATENT EXAMINER
12/16/05